

COMPARATIVE STUDY OF SYNCHRONIZER CIRCUITS

Fathima P. Sinin and Joycee Mekie



IIT Gandhinagar

May 9, 2016

OUTLINE OF PRESENTATION

- Synchronizer Circuits
- Analysis of three synchronizer circuits using small-signal modeling
- Comparison with simulations
- Comparison with experimental data
- Summary and conclusions



OBJECTIVE OF THIS WORK

- Mean time between failure (MTBF)

Synchronizer
circuit

Technology
scaling


$$MTBF = \frac{e^{t_a/\tau}}{T_\omega \cdot f_c \cdot f_d}$$

PVT
Variations

Effect of synchronizer circuit design, technology scaling and process variations in τ and MTBF: Analysis, Simulations, Experiments




SYNCHRONIZER CIRCUITS : STANDARD DFF



Standard cell library component




SYNCHRONIZER CIRCUITS: PSEUDO-NMOS LATCH



S. Yang, I.W. Jones and M. Greenstreet, "Synchronizer performance in deep sub-micron technology," *ASYNC 2011*





SYNCHRONIZER CIRCUITS: JAMB LATCH



J.Zhou, D.J.Kinniment, G. Russell, and A. Yakovlev, "A Robust Synchronizer Circuit", Proceedings of the ISVLSI'06, 2006




ANALYTICAL MODELS: STANDARD FF



$r_{on1}, r_{op1}, i_{1n}, i_{1p}$: Correspond to path 1
 $r_{on2}, r_{op2}, i_{2n}, i_{2p}$: Correspond to path 2



APPROXIMATION AND SIMPLIFICATION



SMALL-SIGNAL ANALYSIS

$$G_{m1}v_2 + C_1 \frac{dv_1}{dt} = 0$$


$$G_{m2}v_1 + C_2 \frac{dv_2}{dt} = 0$$

$$v_1(t) = v_m \exp\left(\frac{t}{\tau}\right) \quad \tau = \frac{\sqrt{C_1 C_2}}{\sqrt{G_{m1} G_{m2}}}$$

$$G_{m1} = g_{mn} + g_{mp}$$

$$G_{m1} = \left(\mu_n c_{oxn} \frac{N5}{L} \cdot \frac{1}{1 + \sqrt{a}} + \mu_p c_{oxp} \frac{P5}{L} \cdot \frac{a}{1 + \sqrt{a}} \right) (V_m - |v_{tp}| - v_{tn})$$

$$a = \frac{\mu_n c_{oxn} \frac{N5}{L}}{\mu_p c_{oxp} \frac{P5}{L}}$$




ANALYTICAL PLOTS


- Across different technology nodes: 180nm, 130nm, 90nm, 65nm
- Across multiple process corners: FF, SS, TT, SNFP, FNFP
- For 3 different synchronizer circuits




ANALYTICAL PLOTS




SIMULATION STUDY



$\ln(d-d_0)$



SIMULATION PLOTS: STANDARD FF






Standard design




Pseudo-NMOS design

Jamb latch design

Simulated values



Analytical values



SUMMARY AND OBSERVATIONS

- Comparison of 3 different synchronizer circuits
 - At 4 technology nodes (180nm, 130nm, 90nm, 65nm)
 - Over all the 5 process corners
 - Using both analytical models and simulations
- Observations
 - Analytical models follows the simulation trends
 - Technology scaling observed in Simulations/Analysis different in Experiments (but more study required)
 - Pseudo-NMOS is more resilient to process variations (and scales better with technology!)



THANK YOU

