

SystemC Tutorial: From Language to Applications, From Tools to Methodologies

Grant Martin Fellow, Cadence Berkeley Labs

SBCCI 2003, São Paolo, Brazil, 8-11 Sept 2003 8 September 2003: 0830-1030





Abstract

- This tutorial will cover SystemC from more than just a language perspective. It will start with a brief survey of language features and capabilities, including some of the more recent developments such as the SystemC Verification Library. The usage of several of these language features, in particular for system-level modelling, design, verification and refinement will be illustrated. We will then address many interesting applications of SystemC drawn from a number of different industrial and academic research groups.
- Next, we will talk about current tools available for design modelling, analysis and implementation with SystemC, covering the areas of cosimulation, synthesis, analysis, refinement, and testbenches, illustrating them with examples. Of course, tools are not enough; we will cover a number of methodology examples, in particular illustrating the use of SystemC in building complete design flows for complex SoC and system designs. This will also illustrate the linkage between SystemC and other design languages. We will close with a few notes on possible future SystemC evolution.





Outline

<u>The Context for SystemC</u>

- Language Structure and Features
- Use Models
- Application Examples
- Tools
- Design Flows and Methodologies
- SystemC Futures





The Context for SystemC

(Hugo De Man's "7th. Heaven of Software")



System and SW Modeling: UML, SDL, etc.

System Level Integration Infrastructure: SystemC

Mere Implementation!! VHDL, Verilog, SystemVerilog

(Hugo De Man's "Deep Submicron Hell of Physics")





SystemC needs a ceiling as well as a floor





How the Industry Looks at the Many Language Choices



SW and System Modelling



A Single Language Alone Cannot Effectively Cover All of the Design Flow





SystemC is for <u>System Level</u> Design and Modeling

- Real potential for SystemC is to be the industry standard language for system level design, verification and IP delivery for both HW and SW.
- Towards this goal, SystemC 2.0 supports generalized modeling for communication and synchronization with *channels, interfaces*, and *events*. Hardware signals are modeled as a specialization of channels.
- System level extensions in SystemC 2.0 support transaction-level modeling, communication refinement, executable specification modeling, HW/SW co-design.
- Ability to refine HW portions of design to RTL level within a single language is a unique strength of SystemC, as is the fixed point modeling capability, and easy integration of existing C/C++ models.





What are Users Doing Today with SystemC?

- A few user groups have experimented with or are using SystemC for RTL modeling, but this is not where the real interest is.
- Many companies/design groups are in the process of replacing in-house C/C++ system level modeling environments with SystemC.
- Many companies view SystemC as both a modeling language and a modeling "backplane" (e.g. for ISS integration).
- A number of companies have completed TLM & TBV modeling efforts using SystemC 2.0 and are very excited & interested. Some of the results are starting to be made publicly available. Some companies have announced that they will provide system-level IP using SystemC and have made it available:
 - E.g. July 23, 2003: "ARM Delivers AMBA AHB SystemC Specification"
 - May 14, 2003: "ARM Announces Launch of RealView Model Library: Delivering SystemC[™] models of ARM cores to ARM designers for System-Level-Design"
 - May 5, 2003: "OPEN CORE PROTOCOL INTERNATIONAL PARTNERSHIP ANNOUNCES AVAILABILITY OF SYSTEMC TRANSACTIONAL MODELS"
 - March 3, 2003: "ARM Announces AMBA SystemC Interface to Enable System-Level Design"





Outline

• The Context for SystemC

Language Structure and Features

- Use Models
- Application Examples
- Tools
- Design Flows and Methodologies
- SystemC Futures





SystemC 2.0 Language Architecture

Standard Channels for Various MOCs Kahn Process Networks Static Dataflow, etc.

Upper layers are built cleanly on lower layers.

Lower layers can be used without upper layers. Elementary Channels Signal, Clock, Mutex, Semaphore, Fifo, etc.

Add-On Libraries

Verification Standard Library

Master/Slave Library

Core Language	<u>Data Types</u>
Modules	Logic Type (01XZ)
Ports	Logic Vectors
Processes	Bits and Bit Vectors
Interfaces	Arbitrary Precision Integers
Channels	Fixed Point Numbers
Events	C++ Built-In Types (int, char, double, etc.)
	C++ User-Defined Types

C++ Language Standard





SystemC Language recent updates

Future (SystemC 3.0) SW modeling: SW tasks and schedulers – RTOS modeling						
Under Investigation Analog/mixed-signal modeling extension						
Standard Channels for Models of Computation • Kahn process networks • Static dataflow • Etc.	 Verification Standard Library Transaction monitoring and recording Randomization and constraints HDL connection Data introspection 					
Elementary Channels Signal, timer, mutex, semaphore, FIFO, etc.						
Core Language Modules Ports	Data-Types • 4-valued logic types (01zx)					
 Processes Events Interfaces Channels 	 Bits and bit-vectors Arbitrary-precision integers Fixed-point numbers C++ user-defined types 					
 Processes Events Interfaces Channels Event-driven Simulation Kernel	 Bits and bit-vectors Arbitrary-precision integers Fixed-point numbers C++ user-defined types 					





Models of Computation in SystemC 2.0

- A model of computation is broadly defined by:
 - Model of time (real, integer, untimed) and event ordering constraints (globally ordered, partially ordered, etc.)
 - Methods of communication between processes
 - Rules for process activation
- Flexible communication and synchronization capabilities in SystemC 2.0 enable a wide range of MOCs to be naturally modeled.
 - Examples: RTL, Process Networks, Static Dataflow, Transaction Level Models, Discrete Event
 - These operate within the underlying event-driven kernel, although MOCspecific optimisations are possible – e.g. for all statically-scheduled dataflow, substitute a new kernel.
 - The open nature of SystemC allows many possible optimisations





RTL Model of Computation in SystemC

- Models combinational logic and sequential logic triggered by clocks.
- Very similar to RTL modeling in Verilog & VHDL.
- Signals modeled using sc_signal<>, sc_signal_rv<>
- Ports modeled using sc_in<>, sc_out<>, sc_inout<>







Kahn Process Network MOC in SystemC

- Very useful for high level system modeling
- Modules communicate via FIFOs (sc_fifo<T>) that suspend readers and writers as needed to reliably deliver data items.
- Easy to use and guaranteed to be deterministic
- Pure KPN has no concept of time
- With annotated time delays, becomes *timed functional model* or *performance model*.







Static Dataflow MOC in SystemC

- A proper subset of the KPN MOC
- Each module reads and writes a fixed number of data items each time it is activated. Sample delays modeled by writing data items into FIFOs before simulation starts.
- Simulators and implementation tools can determine static schedule for system at compile-time, enabling high performance simulation and implementation.
- Commonly used in DSP systems, especially along with SystemC's fixed point types (sc_fixed<>, sc_fix).







Transaction-Level MOC in SystemC

- Communication & synchronization between modules modeled using function calls (rather than signals)
- Transactions have a start time, end time, and set of data attributes (e.g. burst_read(uint addr, char* data, uint n))
- Two-phase synchronization scheme typically used for overall system synchronization
- Much faster than RTL models (more later...)







Modeling Example - Interfaces

```
class write_if : public sc_interface
 public:
  virtual void write(char) = 0;
  virtual void reset() = 0;
};
class read_if : public sc_interface
 public:
  virtual void read(char &) = 0;
  virtual int num_available() = 0;
};
```





Modeling Example - Channel

```
class fifo : public sc_channel, public write_if, public read_if
 public:
  fifo() : num_elements(0), first(0) { }
  void write(char c) {
     if (num_elements == max_elements)
      wait(read event);
     data[ (first + num_elements) % max_elements ] = c;
     ++ num elements;
     write event.notify();
  void read(char& c) {
    if (num elements == 0)
      wait(write event);
     c = data[first];
     -- num elements;
    first = (first + 1) % max_elements;
    read_event.notify();
                                                                };
```

```
void reset() { num_elements = first = 0; }
 int num available() { return num elements; }
private:
 enum e { max_elements = 10 }; // just a constant
 char data[max elements];
 int num elements, first;
 sc_event write_event, read_event;
```





Modeling Example - Producer / Consumer

class producer : public sc_module		class consumer : public sc_module		
nublic:		nublic:		
<pre>sc_port<write_if> out;</write_if></pre>	// the producer's output port	sc_port <read_if> in;</read_if>	// the consumer's input port	
SC_CTOR(producer)	// the module constructor	SC_CTOR(consumer)	// the module constructor	
{ SC_THREAD(main); }	// start the producer process	{ SC_THREAD(main); }	// start the consumer process	
<pre>void main() { char c; while (true) {</pre>	// the producer process	<pre>void main() { char c; while (true) {</pre>	// the consumer process	
•••		in->read(c);	// read c from the fifo	
out->write(c); // write c into the fifo		if (in->num_available() > 5)		
if () out->reset();	// reset the fifo	;	// perhaps speed up processing	
}		}		
}		};		
},				





Modeling Example - Top

```
class top : sc_module
 public:
  fifo fifo_inst;
                            // a fifo instance
  producer *producer_inst; // a producer instance
  consumer *consumer_inst; // a consumer instance
  SC_CTOR(top)
                            // the module constructor
    producer_inst = new producer("Producer1");
    // bind the fifo to the producer's output port
    producer_inst->out(fifo_inst);
    consumer_inst = new consumer("Consumer1");
    // bind the fifo to the consumer's input port
    consumer_inst->in(fifo_inst);
```





Communication Refinement in SystemC

- Channels may have multiple separate interfaces.
- Ports are bound to a particular interface, not to a channel
- Interfaces can be reused with different channels
- Communication can be refined via channel substitution
- Examples of communication refinement
 - Exploration during functional specification
 - Retargeting abstract communication and synchronization to RTOS API
 - Refining communication to a hardware implementation using *adapters* and hierarchical channels, perhaps followed by "protocol inlining".





Transaction-Level Producer/Consumer Design

• Let's start with an example design similar to the previous design:

top		
producer	sc_fifo <char></char>	consumer





Transaction-Level Producer/Consumer Design

```
class producer : public sc module
{
public:
    sc port<sc fifo out if<char> > out;
    SC HAS PROCESS(producer);
    producer(sc_module_name name) :
      sc_module(name) {
        SC THREAD(main);
    void main() {
        const char *str =
           "Visit www.systemc.org!\n";
        const char *p = str;
        while (true) {
            if (rand() & 1) {
                out->write(*p++);
                if (!*p) p = str;
            wait(1, SC NS);
};
```

```
class consumer : public sc_module
{
public:
    sc port<sc fifo in if<char> > in;
    SC HAS PROCESS(consumer);
    consumer(sc_module_name name) :
      sc_module(name) {
        SC THREAD(main);
    void main() {
        char c;
        while (true) {
            if (rand() & 1) {
                in->read(c);
                cout << c;
            wait(1, SC NS);
};
```





Transaction-Level Producer/Consumer Design

```
class top : public sc_module
{
  public:
    sc_fifo<char> fifo_inst;
    producer prod_inst;
    consumer cons_inst;

    top(sc_module_name name, int size) :
        sc_module(name),
        fifo_inst("Fifo1", size),
        prod_inst("Producer1"),
        cons_inst("Consumer1")
        {
            prod_inst.out(fifo_inst);
            cons_inst.in(fifo_inst);
        }
};
```

```
int sc_main (int argc, char *argv[])
{
    int size = 10;
    top top1("Top1", size);
    sc_start(1000, SC_NS);
    cout << endl << endl;
    return 0;
}</pre>
```





RTL Hardware FIFO Module

 Assume we have the following RTL clocked HW FIFO model that we wish to insert into the just shown transaction-level producer/consumer design:







RTL Hardware FIFO Module

```
template <class T> class hw fifo : public
sc module
{
public:
  sc in<bool> clk;
  sc in<T> data in;
  sc in<bool> valid in;
  sc out<bool> ready out;
  sc out<T>
               data out;
  sc out<bool> valid out;
  sc_in<bool> ready_in;
  SC HAS PROCESS(hw fifo);
  hw_fifo(sc_module_name name, unsigned size)
    : sc_module(name), _size(size)
  {
    assert(size > 0);
    first = items = 0;
    data = new T[ size];
    SC METHOD(main);
    sensitive << clk.pos();</pre>
    ready out.initialize(true);
    valid out.initialize(false);
  }
  ~hw_fifo() { delete[] _data; }
```

```
protected:
  void main()
  {
    if (valid in.read() && ready out.read())
      // store new data item into fifo
      data[( first + items) % size] = data in;
      ++ items;
    }
    if (ready_in.read() && valid_out.read())
      // discard data item that was just
      // read from fifo
      -- items;
      _first = (_first + 1) % _size;
    // update all output signals
    ready out = ( items < size);</pre>
    valid out = ( items > 0);
    data_out = _data[_first];
  unsigned size;
  unsigned first;
  unsigned _items;
  T* data;
};
```



The hw_fifo_wrapper Hierarchical Channel

• We need to wrap the RTL hw_fifo module in order to use it in the transaction-level producer/consumer design:





The hw_fifo_wrapper Hierarchical Channel

```
template template <class T>
class hw fifo wrapper
: public sc module, public sc fifo in if<T>,
  public sc fifo out if<T>
public:
  sc in<bool> clk;
protected:
  // embedded channels
  sc signal<T>
                  write data:
  sc signal<bool> write valid;
  sc signal<bool> write ready;
  sc signal<T>
                 read data;
  sc signal<bool> read valid;
  sc_signal<bool> read_ready;
  // embedded module
 hw fifo<T> hw fifo ;
public:
 hw fifo wrapper(sc module name name,
  unsigned size)
   : sc module(name), hw fifo ("hw fifo1", size)
   hw_fifo_.clk(clk);
   hw fifo .data in (write data);
   hw fifo .valid in (write valid);
   hw fifo .ready out(write ready);
   hw fifo .data out (read data);
   hw fifo .valid out(read valid);
   hw fifo .ready in (read ready);
```

```
virtual void write(const T& data)
    write data = data;
    write valid = true;
    do {
      wait(clk->posedge event());
    } while (write ready != true);
    write_valid = false;
  virtual T read()
    read ready = true;
    do {
      wait(clk->posedge event());
    } while (read valid != true);
    read ready = false;
    return read data.read();
 virtual void read(T& d) { d = read(); }
};
NOTE: See web link for System Design
with SystemC book to download the
complete source code.
```





Insert hw_fifo_wrapper into Producer/Consumer

```
class top : public sc_module {
  public:
    hw fifo wrapper<char> fifo inst; // changed
    producer prod inst;
    consumer cons inst;
    sc_clock clk;
                                      // added
    top(sc_module_name name, int size) :
        sc module(name) ,
        fifo inst("Fifo1", size) ,
        prod inst("Producer1") ,
        cons_inst("Consumer1"),
        clk("c1", 1, SC_NS)
                                    // added
    {
      prod inst.out(fifo inst);
      cons inst.in(fifo inst);
      fifo inst.clk(clk);
                                     // added
};
```

- We can now simulate the RTL hw_fifo module within the transaction-level producer/consumer design!
 - The hw_fifo_wrapper read/write methods hide the detailed RTL hw_fifo signal protocol.
- The hw_fifo_wrapper read/write methods are closely related to *transactors*





Transaction-Level Modeling in SystemC



- Why do transaction-level modeling in SystemC?
 - Models are relatively easy to develop and use
 - HW and SW components of a system can be accurately modeled. Typically bus is cycle-accurate, and bus masters / slaves may or may not be cycle-accurate.
 - Extensive system design exploration and verification can be done early in the design process, before it's too late to make changes
 - Models are fast typically about 100K clock cycles per second, making it possible to execute significant amounts of the system's software very early in the design process
- Transaction-level modeling is extensively covered in the System Design with SystemC book and the code for the simple_bus design is provided



Suggested Modelling Abstraction Levels

(Source: "Transaction Level Modeling: Overview and Requirements for SystemC Methodology" and "Introduction to TLM" by Mark Burton (ARM), Frank Ghenassia (STMicroelectronics and Stuart Swan (Cadence), May 13, 2003; and "ARM System-Level Modelling" by Jon Connell, June 25, 2003).





Function-calls

Functional

Bus generic

Architectural

Timing approx.

Word transfers

Cycle-accurate

Cycle-accurate

Signal/Bit

Transaction-Based Verification in SystemC



- Why do transaction-based verification in SystemC?
 - Ability to have everything (except perhaps RTL HDL) in SystemC/C++ provides great benefits: easier to learn and understand, easier to debug, higher performance, easy to integrate C/C++ code & models, open source implementation, completely based on industry standards
 - Allows you to develop smart testbenches early in the design process (before developing detailed RTL) to find bugs and issues earlier. Enables testbench reuse throughout the design process.
 - Much more efficient use of verification development effort and verification compute resources
- Transaction-Based Verification in SystemC is described in the SystemC Verification Standard Specification, and in the documentation and examples included with the OSCI SCV reference implementation kit.





Outline

- The Context for SystemC
- Language Structure and Features
 - SystemC Verification Library
- Use Models
- Application Examples
- Tools
- Design Flows and Methodologies
- SystemC Futures





SystemC Verification Library (SCV) Standardisation

- Late 2001 Early 2002 :
 - Discussion on White Papers from Various Members
 - Requirement gathering, discussions, and prioritization

• April 2002 - August 2002

- Creation of first proposal draft
- Distribution of prototype codes and use scenarios
- Discussion and revision on the proposal

• August 2002

 Verification Working Group approved the SystemC Verification (SCV) standard specification version 1.0a

• September 2002

- Steering Committee approved the SCV specification version 1.0a





Standardisation Activities, continued

• The SCV Reference Implementation

 Cadence's TestBuilder team created a reference implementation, and used it to get feedback – layered on top of Core Language

• October 2002

- OSCI LWG and VWG reviewing reference implementation
- Nov. 20, 2002: "Open SystemC Initiative Delivers SystemC Verification Library" (1.0, Beta reference implementation made available OSCI web site)
- June 2003
 - SCV 1.0 Beta3 released
- Production likely for SCV 1.0 by September-October



Motivating Example





Reference: C. Norris Ip and Stuart Swan, "A Tutorial Introduction on The New SystemC Verification Standard", January 29, 2003, URL: http://www.testbuilder.net/whitepapers/sc_tut.pdf




Overview of SCV Features







SCV provides APIs for creating Verification





Example: Data Introspection in SCV standard



- struct bus_data_t {
 - unsigned addr;
 - unsigned data;

};

- // sharing a data object among multiple C++ threads
 - typedef scv_shared_ptr<bus_data_t> bus_data_h;
- // importing a user-defined type into the SCV library
 - template<> scv_extensions<bus_data_t> : ... { ... }
- // enabling PLI-like access to a data object with smart pointer to allow abstract operations (e.g. read/write values, traverse data structures or set callbacks on value changes)

typedef scv_smart_ptr<bus_data_t> bus_data_hh;





Example: Data Introspection for abstract operations

Type access: (basis for attribute recording in transactions) unsigned scv_extensions_if :: get_num_fields() const; ... Value access and assignment : (basis for attribute recording) void scv_extensions_if :: assign (long long); long long scv_extensions_if :: <u>get_integer()</u> const; ... Randomization : (basis for constrained randomization) void scv_extensions_if :: *next*(); ... Callbacks : (basis for variable recording) void scv_extensions_if :: register_cb (...); ...





Transaction Recording

- Debugging at the transaction-level can speed up debugging and analysis time
- Each high-level operation indicated by the test represents a transaction
- A stream represents a set of related and overlapping transactions, typically w.r.t. the same interface.
- A generator represents a specific type of transactions within a stream.
- A transaction has begin-time, end-time, and attributes.
- A relation can be specified between two transactions.







Example: Transaction Recording in a Transactor

class master : public sc_module {

scv_tr_stream transaction_stream;

```
scv_tr_generator<unsigned, unsigned> read_generator;
```

unsigned do_read (unsigned addr) {

```
bus_access_semaphore.wait(); wait(clk->posedge_event());
```

```
scv_tr_handle h = read_generator.begin_transaction (addr);
```

unsigned data = bus_data; wait(clk->posedge_event());
read_generator.end_transaction (h, data);
return data;



. . .



Example: Simple Randomization

void test_body() {

scv_smart_ptr < bus_data_t > arg;

arg->addr. *keep_only* (0x1000, 0xABCD); *// restricts the range* of values to be generated

arg->data. *keep_only* (0,10);

```
for (int k=0; k<100; ++k) {
```

arg -> next (); // generates a new random value
master_p-> do_write(arg);





Example: Creating a Simple Distribution

probability distribution

scv_smart_ptr<int> p; p->keep_only(0,100); p->keep_out(3,98); p->next();







Example : Creating a Complex Distribution

 Weighted randomisation : pick a value from a distribution specification

```
scv_smart_ptr<int> p;
```

scv_bag<int> dist;

dist.add(0,16);

dist.add(1,8);

dist.add(2,4);

dist.add(3,2);

dist.add(4,1);

```
p->set_mode(dist);
```

p->next();







Example : Creating a Constraint

class write_constraint : virtual public scv_constraint_base {
 public:

```
scv_smart_ptr< bus_data_h > write;
```

SCV_CONSTRAINT_CTOR(write_constraint) {

SCV_CONSTRAINT(*write->addr() < 0x00ff*); // write address is less than 255

SCV_CONSTRAINT(*write->addr()* != *write->data()*); // write address does not equal the data being written

SCV_CONSTRAINT (a() > b() && b() > c() && (a() - c() > 100)); //complex constraint expression (of a,b,c)

```
}
};
...
write_constraint c("c"); c. next(); *p = *c.write; // style 1
p->use_constraint (c.write); p->next(); // style 2
```





SCV Constrained Randomisation

- Constrained randomisation : pick a value that satisfies the Boolean constraint or sets of constraints.
- A good use example is for ATM or IP packets: to ensure no packets point back to the sender, or there are none or a controlled number of invalid addresses, or to ensure an unbalanced traffic distribution to specific addresses
- Characteristics of the SCV Constrained Randomisation Solver:
 - Distributes solutions uniformly over legal values
 - Good performance as number of variables grows
 - Commutability (order independence) of constraint equations
 - Can express complex constraints
 - Debugging of over-constrained (unsolvable) systems
 - Control value generation of constrained objects
- Reference: John Rose and Stuart Swan, "SCV Randomisation", 8 August 2003. URL: http://www.testbuilder.net/reports/scv_random_white_paper_7aug03.pdf





Example : Callbacks

• A callback is called every time a value is assigned

scv_smart_ptr< int > data;

data->register_cb(my_value_change_callbacks);

```
wait(1,SC_NS); *data = 3;
```

wait(1,SC_NS); data->next(); // assigns a random value to data
wait(1,SC_NS); *data = 4;







Simulation Database

- Signal information (VCD)
 - RTL level semantic
- Variable information
 - Value change callbacks
- Transaction information
 - Stream and Generator
 - Begin time, end time
 - Attributes
 - Transaction Relation
- SCV Reference Implementation provides a primitive ASCII database.
 More complex capabilities can be provided in proprietary databases.







Callback Connection to Any Database

- SCV includes a set of callback registration routines
 - a proprietary database can be connected to any SystemC simulation
 - similar to how a tools connect to a Verilog simulator through PLI.

```
void my_database_init() {
```

```
scv_tr_db::register_class_cb(database_cbf);
```

- scv_tr_stream::register_class_cb(stream_cbf);
- scv_tr_generator_base::register_class_cb(generator_cbf);
- scv_tr_handle::register_class_cb(handle_cbf);
- scv_tr_handle::register_special_attribute_cb(attribute_cbf);
- scv_tr_handle::register_relation_cb(relation_cbf);





Miscellaneous Additional Features

 HDL connection: a standard way to connect SystemC signals to an HDL signal identified by a character string

scv_connect(sc_signal<T>& s, const char * hdl, ...)

- (Everything else, for example simulation control, is provided by tool vendors in specific tools)
- Exception Handling Standard Reporting Methods
 scv_report::set_actions(SCV_INFO, SCV_DO_NOTHING);
 SCV_REPORT_ERROR("bad data", "the data in master ... ");
- Debugging: SCV library has some classes to allow state query while debugging

gdb) data.show()





Outline

- The Context for SystemC
- Language Structure and Features
 - SystemC Verification Library
- <u>Use Models</u>
- Application Examples
- Tools
- Design Flows and Methodologies
- SystemC Futures



Design Space Exploration in System-Level Design



System-Level Design Questions

Do the components within the design work properly together?

How can the design be globally optimized?

How can the system-level design engineer be confident that the results obtained from design exploration will hold true when the system is implemented?





Validation of Transaction-Level Models







Functional Verification of Hardware



RTL Function Verification Questions

Is the final version of the design error-free?

Has all of the functionality of the design been proven to work correctly?

How can the verification engineer be sure that an error found in the design is a logical error instead of a performance error?





Embedded Software Verification Method: Hardware Model Abstraction



Implement Abstract Module in RTL / Legacy RTL Method: Top-Down / Bottom-up Design







Outline

- The Context for SystemC
- Language Structure and Features
 - SystemC Verification Library
- Use Models
- <u>Application Examples</u>
- Tools
- Design Flows and Methodologies
- SystemC Futures





Application Examples – Useful Reference

 <u>SystemC - Methodologies and</u> <u>Applications</u>, edited by Wolfgang Müller, Wolfgang Rosenstiel and Jürgen Ruf, Kluwer Academic Publishers, 2003





ALCATEL microelectronics

A Method for the Development of Combined Floating- and Fixed-Point SystemC Models

Yves Vanderperren yves.vanderperren@mie.alcatel.be

5. European SystemC Users Group Meeting



All rights reserved

Alcatel Microelectronics

© 2002 - Alcatel Microelectronics

05/03/2002

ALCATEL Alcatel Microelectronics

Fixed-Point with SystemC



$$\rho_{xx}(n) = \sum_{k=0}^{L-1} x(n-L-k) \cdot x^*(n-k)$$





05/03/2002 A Method for the Development of Combined Floating- and Fixed-Point SystemC Models, © 2002 - Alcatel Microelectronics 18





Experiences and Challenges of Transaction-Level Modelling with SystemC 2.0

Alain CLOUARD STMicroelectronics Central R&D – Crolles (Grenoble, France)

STMicroelectronics



MPEG4 SoC Transactional Model





MPEG4 SoC *Transactional* Model







Simulation time for 1 image (coding + decoding)





A Design Methodology for the Development of a Complex SoC using UML and Executable System Models

> Yves Vanderperren yves.vanderperren@st.com

6th European SystemC User Group Meeting October 22nd, 2002

From Function to Architecture





SystemC – AMS Study Group

SystemC - Analog and Mixed Signal

Karsten Einwich



Fraunhofer Institut Integrierte Schaltungen 1April 2002, msgroup_conc.ppt



SystemC-AMS concept







Fabio Ricciato, Paolo Pellegrino, Maura Turolla, Paolo Gallo Telecom Italia Lab





Franco Fummi Massimo Poncino Università di Verona - Dipartimento di Informatica

Stefano Martini Giovanni Perbellini Embedded Systems Design Center



Networked embedded devices design: NS-SystemC timing-accurate synchronization







Data Exchange











Extending the SystemC[™] Synthesis Subset by Object Oriented Features

Experiences and Results from the ODETTE Project

Eike Grimpe OFFIS Research Institute

SystemC Technological Symposium, DAC'03


Why?

- Today:
 - SystemC synthesis subset ≅ HDL synthesis subsets
 - why should anyone use it for synthesis at this level?
- Extending the synthesis subset by OO features seems to be a logical step
- high level spec.
 ↓
 synthesisable spec.
 - time consuming
 - error-prone
- Without improved synthesis techniques, SystemC will remain 'only' a design space exploration language



Enabling system analysis of TI c55x processor megacell based designs via integration with OCP SystemC testbench

TEXAS INSTRUMENTS

Saurabh Tiwari (saurabh@ti.com)

Software Design Engineer

Texas Instruments India Ltd.

REAL WORLD SIGNAL PROCESSING[™]

C55x TL Architecture Exploration



REAL WORLD SIGNAL PROCESSING[™]

TEXAS INSTRUMENTS



Outline

- The Context for SystemC
- Language Structure and Features
 - SystemC Verification Library
- Use Models
- Application Examples
- <u>Tools</u>
- Design Flows and Methodologies
- SystemC Futures





Taxonomy of "SystemC EDA products" from OSCI web pages

- Total number of products = 38 (last update 1 June 2003) (# was 32 9 August 2002)
 - Commercial SystemC Simulators
 - Co-Simulators
 - Links to Emulation
 - Synthesis
 - HDL to SystemC Model Converters
 - SystemC Extended Libraries
 - Analysis, Display, Verification and Checkers
 - System Level Modelling and Design Tools







Examples of Tools

- Commercial SystemC Simulators
 - Cadence, Forte, Synopsys, Veritools
- Co-Simulators
 - Cadence, Mentor, Synopsys, TNI-Valiosys, (Celoxica)
- Links to Emulation
 - Dynalith, EVE, Mentor (IKOS)
- Synthesis
 - Adelante (ARM), Forte, Prosilog, Synopsys, Xilinx
- HDL to SystemC Model Converters
 - Ascend, Tenison, TNI-Valiosys





Examples of Tools, continued

- SystemC Extended Libraries
 - Adelante (ARM), ARM, Forte, Simucad
- Analysis, Display, Verification and Checkers
 - Actis, Blue Pacific, Verisity, (ChipVision ORINOCO system level power estimation)
- System Level Modelling and Design Tools
 - Axys Design, Cadence, CoWare, Future Design Automation, LisaTek (CoWare), Prosilog, Summit Design, Synopsys



Example of Tool – Cadence SPW 4.8





Example of Tool: Cadence Incisive SystemC



ARM **Functional** Virtual Prototype **SystemC** Model in Cadence Incisive Browser





Example of Tool: User-programmed SystemC analysis "widgets"

sctop.LCD.lcd_master::master framebi 💶 🗖 🗙 📄 sctop.memory::m5@0xc0000000-0x4000						
	<u>F</u> ile <u>O</u> ptions <u>I</u> nfo					
		0	1	2	3	
	0	mm	mm	10001	10001	
	4	3d613d61	3d613d61	3d613d61	3d613d61	
Heilio	8	3d613d61	3d613d61	3d613d61	3d613d61	
	с	3d613d61	3d613d61	3d613d61	3d613d61	
	10	3d613d61	3d613d61	3d613d61	3d613d61	
	14	3d613d61	3d613d61	3d613d61	3d613d61	
	18	6d156d15	6d156d15	6d156d15	6d156d15	
	1c	6d156d15	3d616d15	13d61	10001	
	20	10001	mm	10001	10001	
	24	3d613d61	3d613d61	3d613d61	3d613d61	
	28	3d613d61	3d613d61	3d613d61	3d613d61	
	2c	3d613d61	3d613d61	3d613d61	3d613d61	
	30	3d613d61	3d613d61	3d613d61	3d613d61	
	34	3d613d61	3d613d61	3d613d61	3d613d61	
	38	6d156d15	6d156d15	6d156d15	6d156d15	
	▲					
	Memory Map Visualiser					

ARM LCD and Memory Display Widgets Linked to Their SystemC Model





Example of Tool: User-programmed SystemC analysis "widgets"

sctop.MEM5_External_Memory	sctop.MEN	/15_External_N	/lemory			
<u>F</u> ile <u>Z</u> oom <u>D</u> isplay Data <u>O</u> ptions <u>H</u> elp	<u>F</u> ile <u>O</u> ption	ns <u>I</u> nfo				
		0	1	2	3	4
:M5_External_	0	mm	mm	10001	10001	
3000-	4	10001	10001	10001	10001	
22000-	8	10001	10001	10001	10001	
	с	10001	10001	10001	mm	
2800-	10	10001	10001	10001	10001	
24000	14	10001	10001	10001	10001	
2000-	18	10001	10001	10001	10001	
2000-	1c	10001	10001	10001	10001	
	20	10001	mm	10001	10001	
	24	10001	10001	10001	10001	
16000	28	10001	10001	10001	10001	
14000	2c	10001	10001	10001	mm	
1000	30	10001	mm	10001	10001	
	34	10001	10001	10001	10001	
	38	10001	10001	10001	10001	
800-	3c	10001	10001	10001	mm	
- 000	40	10001	mm	mmr	10001	
	44	10001	10001	10001	10001	
	48	10001	10001	10001	10001	
200-	4c	10001	10001	10001	10001	
0 1	50	10001	10001	10001	10001	
101125	54	10001	10001	10001	10001	
	58	10001	10001	10001	10001	
	5c	10001	10001	10001	mmr	
	60	10001	10001	mm	10001	
	64	10001	10001	377d0001	377d377d	
	68	1377d	10001	10001	10001	
Chart Visualiser				Memory N	1ap Visualiser	
CimVision: Console]	p.MEM5_Extern	nal_Memory			95%	09:42 AM Tue Jun 1

ARM Memory Transaction Level Model Interactive Debug Window





Example of Tool: Display in Cadence Incisive SystemC

SimVision: Waveform 1	
Eile Edit View Explore Format Windows	Cadence
🧬 🗠 🗠 🛛 🐮 🛍 🛍 🗙 🖓 🏣 🏝 🚺 🏘 🔯 🥵 🚭 🗤 🖓 👼 🔜 🦣 🎆 🚳 🎆 🚳 📰 🚳	
Search Names: Signal 🗸 🗾 Mathematical Search Times: Marker 🗸 🔄 🏲	Simvisior
Time A 🖵 = 0 🖃 ms 🚽 🗗 🛫 🧼 🔍 🤤 👰	Display
Baseline = 0 TimeL = 0	DISDIAV
Cursor-Baseline = 0	
Curs 0 10ms 20ms 30ms 40►	
💬 📲 🖕 Masters	
🛱 📲 Slaves	
E SPU Master Transactions	
"CPU -> MEM1 (Interrupt Vectors)"[0]	
· □···································	
⊕10- "CPU -> MEM4 (Debugger)"[0]	
œœ. "CPU -> LCD"[0]	
🗄 📲 LCD Master Transactions	
Image: State of the state of t	



Example of Tool: Transaction-Level analysis in Cadence Incisive SystemC

SimVision: TxE:bus_busy							
<u>F</u> ile <u>I</u>	<u>E</u> dit <u>V</u> i	ew <u>L</u> ocate	<u>N</u> avigate <u>W</u>	<u>'</u> indows			<u>H</u> elp
n a							
<pre>1 2 source { 3 } 4 init { 5 6 set total1 Ons; set max1 Ons; set min1 1000ns; 7 set total2 Ons; set max2 Ons; set min2 1000ns; 8 set total3 Ons; set max3 Ons; set min3 1000ns; 9 set total4 Ons; set max4 Ons; set min4 1000ns; 10 set total5 Ons; set max5 Ons; set min5 1000ns; 11 set total5 Ons; set max5 Ons; set min5 1000ns; 11 set total5 Ons; set max5 Ons; set min5 1000ns; 11 set total5 Ons; set max5 Ons; set min5 1000ns; 11 set total5 Ons; set max5 Ons; set min5 1000ns; 11 set total5 Ons; set max5 Ons; set min5 1000ns; 11 set total5 Ons; set max5 Ons; set min5 1000ns; 11 set total5 Ons; set max5 Ons; set min5 1000ns; 11 set total5 Ons; set max5 Ons; set min5 1000ns; 11 set total5 Ons; set max5 Ons; set min5 1000ns; 11 set total5 Ons; set max5 Ons; set min5 1000ns; 12 set total5 Ons; set max5 Ons; set min5 1000ns; 13 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set max5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set min5 1000ns; 14 set total5 Ons; set max5 Ons; set max5 Ons; set max5 Ons; set max5 Ons;</pre>							
	Browse Execute Save Close						
Result	— ◆ 6	0		5	See 🗖 🗖	5	
Slave	Count1	Min1	Max1	Total1	Percent_Util		
1	96	100000000fs	300000000fs	22400000000fs	0,5599720014		
2	3033	100000000fs	300000000fs	707700000000fs	17,6916154192		
3	105	100000000fs	300000000fs	24500000000fs	0,612469376531		
4	1	300000000fs	300000000fs	300000000fs	0,00749962501875		
5	3537	100000000fs	300000000fs	8253000000000fs	20,6314684266		
Mostor	1785 Count	5000000000	Max	Total	13,3868306585		
CPU	6790	500000006	250000000fo	10181 8592000000000	21 4700200577		
LCD	2759	500000000s	250000000s	353700000000s	8 84205789711		
200	2000	00000000	200000000	0007000000000	0,04203703711		4

Cadence SimVision Display of Transaction Explorer



Example of Tool: Synopsys CoCentric System Studio (used in TI example earlier) C55x TL Architecture Exploration



REAL WORLD SIGNAL PROCESSING[™]

TEXAS INSTRUMENTS



Example of Tool: CoWare ConvergenSC System-level design and verification



Cache Hits/Misses and SW Task Gantt



Memory Reads and Writes



Transaction Counts and Bus Contention





Example of Tool: Forte Cynthesizer (SystemC Behavioural Synthesis)



Architectural Exploration with Cynthesizer

Implementation Trade-offs





11

Example of Tool: ChipVision ORINOCO System-level Power Estimation

DRINOCO[®] leads to your best decisions.

Analyse and understand your own design! ORINOCO[®] provides extensive visualization features to give you an insight into the power

relevant aspects of your design. It displays the impact of your decisions moments after the changes were made.

IDENTIFICATION OF HOT SPOTS

This example identifies the imdct36 as the real Hot Spot.

This Power Burner has the highest potential for optimization.



DATA ENCODING

Using simple data encoding, this example shows

20% power savings in seconds!



MEMORY MAPPING - Wavelet Transform [1D]

Optimization of memory accesses and mapping result in substantial power savings.



Memory accesses before optimization

ALGORITHM TRANSFORMATION - DIFFEQ Benchmark

Easy algorithm transformation presents very different power results.



ORINOCO® BENEFITS

C/C++ and SystemC design entry	Integration with leading industry design
Real, behavioral estimation	flows and simulators
Bound estimation for the architectural	Generation of power models with minimum
power design space	user intervention
Extensive visualization capabilities	Open IP interface
Low power architecture advisor	Platforms: Solaris Sparc v.6, Linux x86 Redhat 7.3,
High Performance for large designs	Linux x86 Suse 7.3



Future SystemC Tool Possibilities

- A *Personal* View:
 - Links to Implementation are important
 - But the world has not figured out behavioural synthesis yet (although a next generation of behavioural synthesis, and coprocessor synthesis, is emerging)
 - And using SystemC as an RTL entry vehicle is not the best approach
 - System level modelling, analysis and refinement is still not a well-understood and well-adopted approach
 - This is where users of SystemC need to spend most of their time, experimenting and working out methodologies
 - Calls out for:
 - Methodology-driven design flows
 - Analysis capabilities
 - Design space exploration concepts
 - Flows from higher level modelling e.g. UML, and links to embedded SW
 - From the system level designer viewpoint, this is the most useful area for tool development





Outline

- The Context for SystemC
- Language Structure and Features
 - SystemC Verification Library
- Use Models
- Application Examples
- Tools
- **Design Flows and Methodologies**
- SystemC Futures





Design Flows with SystemC: 2 key decisions

- Where You Start
 - Some other high level modelling language or tool
 - E.g. UML, SDL, Matlab/Simulink
 - Functional model in SystemC
 - E.g. Untimed or Timed Function (UTF, TF)
 - Architectural
 - Functional or Transaction-level model of the system implementation architecture

- How You Go
 - Model-Refine-Synthesise
 - (to SystemC RTL, HDL RTL, or HDL Gates)
 - Model-Refine-Manually transfer
 - (to SystemC RTL or HDL RTL)

In addition, for Derivative Design/Embedded SW Design and Verification: Building a model upwards from a SystemC architectural or implementation model (Platform model)



Possible Flows







Flows starting with Higher-level languages or notations

- UML:
 - ST (Alcatel) UML flow shown earlier
 - UML Code Generation for SystemC: (Yves Vanderperren, 6th. European SystemC users group meeting)
 - "SoC Design with UML and SystemC", Alberto Sardini, Rational, 6th. European SystemC users group meeting
 - "A SystemC based design flow starting from UML Models", Bruschi, Politecnico di Milano, 6th European SystemC users group meeting
 - "Fujitsu Develops New SoC Design Methodology Based on UML and C Programming Languages" – Press Release, Fujitsu, Tokyo, April 16, 2002: URL: http://pr.fujitsu.com/en/news/2002/04/16-2.html
- Matlab/Simulink:
 - "Modeling Cycle-Accurate Hardware with Matlab/Simulink Using SystemC", Czerner and Zellmann, Ilmenau, 6th. European SystemC users group meeting



A SystemC based design flow starting from UML models

Politecnico di Milano, Cefriel Siemens ICM









Fujitsu – UML, SystemC







Complete SystemC-based flow

- Modelling in SystemC
- Refining in SystemC
- Verification in SystemC
- Manual Translation to Verilog (currently)
- Synthesis from Verilog (currently)
- Eventual goal: Synthesis from SystemC at RTL and (perhaps) transaction-level
- Rob Slater, Motorola Israel, "Towards a complete SystemC flow", 6th. European SystemC users group meeting





Rob Slater Motorola Semiconductor Israel, Ltd. (MSIL) r.slater@motorola.com

intelligence

Rob Slater – 6th European SystemC User's Group 22 October 2002 – Slide 1 of 11 Motorola Internal Use Only Motorola, the Stylized M, and all other trademarks indicated as such herein are trademarks of Motorola, Inc. @ Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. @ Motorola, Inc. 2001. All rights reserved.





Motorola Internal Use Only Motorola, the Stylized M, and all other trademarks indicated as such herein are trademarks of Motorola, Inc. @ Reg. U.S. Pat. & Tm. Off. All other product or service names are the property of their respective owners. @ Motorola, Inc. 2001. All rights reserved.



SystemC for Verification





Example of Tool: Axys Design MaxSIM Developer Suite – System Platform Model Creation and Export







Outline

- The Context for SystemC
- Language Structure and Features
 - SystemC Verification Library
- Use Models
- Application Examples
- Tools
- Design Flows and Methodologies
- <u>SystemC Futures</u>





SystemC 2.1

- SystemC 2.1 intended as a relatively minor release to add features that could not wait until SystemC 3.0
 - Intended to have very high compatibility with SystemC 2.0.1
 - Specs and code for 2.1 were developed by LWG over last year (2002-2003)
 - Anticipated availability sometime 2H 2003 perhaps October/November
- Main features
 - Dynamic Thread Creation (designed with SystemC 3.0 in mind) also critical for testbenches (e.g. SCV) and general SW modelling
 - New error reporting API
 - Exported Interfaces
 - A variety of small cleanups and bug fixes





SystemC 3.0

- SystemC 3.0 will be a major release that adds RTOS and scheduler modeling capabilities such as:
 - Thread interrupt and abort
 - User-defined scheduler models layered on top of the core SystemC scheduler
- (as indicated, requires dynamic thread creation for SW/RTOS modelling)
- Status: 3.0 specification to be continued after 2.1 is finished and IEEE SystemC standardisation (based on 2.01) started – thus, likely to continue in 2004. Plans are not firm at this point.



Layered Language Architecture

libraries	RTOS models				
Indianes	user-defined channels		Scheduler models		
core language	elementary channels				
	modules	channels interfac	s & es	scheduler API	
kernel	events & sensitivity		dynamic threads & thread control		
	kernel scheduler				

Source: Thorsten Groetker, "Modelling software with SystemC 3.0", 6th. European SystemC Users group meeting, October, 2002

SYSTEMC

23



Beyond SystemC 3.0 – tentative roadmap

- At one point there was the idea of SystemC 4.0 with Analogue/Mixed-Signal modelling and solver capabilities (cf. SystemC-AMS study group and earlier presentation by Karsten Einwich
 - Status: might continue as community effort
- Donation of SystemC (based on 2.01 Language Reference Manual) from OSCI to IEEE for official standardisation – likely by late 2003/early-2004. (2.01 LRM on OSCI web)
- Other OSCI Working Groups
 - Transaction-Level Modelling standardise semantics, and perhaps APIs, for agreed levels of transaction-level models. Preliminary standards possible Q1-2 2004.
 - Leveraging work with ARM AMBA, OCPIP, and other developments
 - Synthesis subset of SystemC- behavioural and RTL. Draft for review by Oct-Nov.
 - Verification library (SCV) may also be donated to IEEE for standardisation
- Future of OSCI:
 - May become a usage and idea development community
 - When SystemC standardised by the IEEE, OSCI may (or may not) withdraw from developing reference implementations (possible alternative: "community prototypes")
 - May leave this for commercial tool vendors (cf. Verilog, VHDL)




Conclusions

- SystemC is very clear a *system-level* modelling language
- Can be used as the basis for system-level design, verification and implementation flows
- Not a substitute for HDLs
- Is being applied in real-life design situations and being used to build real system-level design tools, methodologies and flows
- Its open nature, and being based on C++, allows many variant applications and flows to be built
- Can be easily plugged into both higher and lower level modelling and implementation environments
- Is being extended by the community in several interesting directions
- Has a very interesting future!

