

## Capítulo 5 (Livro Texto P & H)

Tradução e Adaptação:  
Ney Laert Vilar Calazans

(Versão sendo traduzida em 27/10/2009)

1


## O Processador: Blocos de Dados e de Controle

- Estamos prontos para estudar uma implementação do MIPS
- Simplificado para conter apenas:
  - instruções de referência à memória: `lw`, `sw`
  - instruções lógicas e aritméticas: `add`, `sub`, `and`, `or`, `slt`
  - instruções de controle de fluxo: `beq`, `j` (não implementado!!)
- Implementação Genérica:
  - usa-se o contador de programa (program counter ou PC) para suprir o endereço da instrução
  - obtém-se a instrução da memória
  - lê-se os registradores fonte
  - usa-se o código da instrução para decidir exatamente o que fazer
- Todas as instruções usam a ULA após ler dos registradores fonte  
Por quê? Referências à memória? Aritmética? Fluxo de controle?

2

## Mais Detalhes de Implementação

- Visão Abstrata/Simplificada:




- Dois tipos de unidades funcionais:
  - Elementos que operam sobre dados (combinacionais)
  - Elementos que armazenam informação de estado (sequenciais)

3

## Elementos de Estado


- Sem relógio ou com relógio (Clock)
- Relógios são usados em lógica síncrona
  - quando se deve atualizar o conteúdo de um elemento que armazena estado?



4

## Um elemento de estado sem relógio

- O *latch* set-reset
  - Saída depende das entradas atuais e também das entradas anteriores



5

## Latches e Flip-flops

- A saída é igual ao valor armazenado dentro do elemento (não é necessário permissão para fazer acesso ao que existe no elemento)
- Mudanças de valor são condicionadas ao relógio:
  - Latches: sempre que entradas mudam, e relógio está ativo
  - Flip-flop: estado muda somente na borda de um relógio (método baseado em sensibilidade à borda)

"logicamente ativo",  
— pode significar tensão alta  
ou tensão baixa


Um método baseado em sensibilidade à borda do relógio define quando sinais podem ser lidos ou escritos. Pressupostos:

1. Nenhum sinal de entrada varia durante a borda ativa do relógio!
2. Ninguém deve ler um sinal ao mesmo tempo em que ele está sendo escrito!

6

## Latch D


- Duas entradas:
  - O valor de dado a ser armazenado (D)
  - O sinal de relógio (C) indicando quando ler & armazenar D
- Duas saídas:
  - O valor do estado interno (Q) e seu complemento



7


## Flip-flop D

- Saída muda apenas durante uma das bordas do relógio



• **Flip-flop Mestre-Escravo implementado com dois latches operando em fases opostas do mesmo relógio**

• **Funcionalidade do Flip-flop Mestre-Escravo**




8



## Construindo o Bloco de Dados

- Usa-se multiplexadores para *costurar* os blocos funcionais juntos



13

## Controle

- Seleciona as operações a executar (ULA, leituras/escritas, etc.)
- Controla o fluxo de dados (comandando os multiplexadores)
- A informação vem dos 32 bits da instrução
- Exemplo:

add \$8, \$17, \$18      Formato da Instrução (binário):

000000	10001	10010	01000	00000	100000
op	rs	rt	rd	shamt	funct

- A operação da ULA é definida com base no tipo de instrução (opcode – bits 31-26) e no código de função (function – bits 5-0)

14

## Bloco de Controle

- Por exemplo, que operação a ULA faz durante a execução da instrução lw \$1, 100(\$2)? Formato da Instrução (decimal):

35	2	1	100
op	rs	rt	deslocamento de 16 bits

- Entrada de controle da ULA (exemplo)

000	AND
001	OR
010	add
110	subtract
111	set-on-less-than

- Porque o código da subtração seria 110 e não 011?

15


## Bloco de Controle

- Deve ser um hardware capaz de computar a entrada de controle de 3 bits da ALU
  - Dado o tipo de instrução
    - 00 = lw, sw
    - 01 = beq,
    - 11 = arithmetic
- Código de função para operações aritméticas
- Descreve-se as operações usando uma tabela verdade (que vai ser implementada com portas lógicas):

ALUOp		Funct field					Cód Oper	
ALUOp1	ALUOp0	F5	F4	F3	F2	F1		F0
0	0	X	X	X	X	X	X	010
0	1	X	X	X	X	X	X	110
1	X	X	X	0	0	0	0	010
1	X	X	X	0	0	1	0	110
1	X	X	X	0	1	0	0	000
1	X	X	X	0	1	0	1	001
1	X	X	X	1	0	1	0	111

16

## Bloco de Controle




Instruction	RegDst	ALUSrc	MemtoReg	RegWrite	MemRead	MemWrite	Branch	ALUOp1	ALUOp0
R-format	1	0	0	1	0	0	0	1	0
lw	0	1	1	1	1	0	0	0	0
sw	X	1	X	0	0	1	0	0	0
beq	X	0	X	0	0	0	1	0	1

17

## Bloco de Controle


- Neste caso, implementa-se o controle com lógica puramente combinacional simples (tabelas-verdade)



18

## Nosso Bloco de Controle Simples

- Toda a lógica é combinacional
- Espera-se que tudo estabilize, e a coisa certa é realizada
  - A ULA pode não produzir a "resposta correta" imediatamente
  - Usamos sinais de controle de escrita junto com o relógio para determinar quando escrever
- O período do relógio (*cycle time*) é determinado pelo tempo necessário ao caminho mais demorado da lógica combinacional




Estamos ignorando alguns detalhes como os tempos de "setup" e "hold"

19

## Implementação Monociclo Simples

- Calcula-se o período de relógio assumindo que todos os atrasos são desprezíveis, exceto:
  - O da memória (2ns), o da ULA e dos somadores (2ns), e o tempo de acesso a um registrador do banco de registradores (1ns)



20





### Step 3 (instruction dependent)

- ALU is performing one of three functions, based on instruction type

- Memory Reference:

$ALUOut = A + \text{sign-extend}(IR[15-0]);$

- R-type:

$ALUOut = A \text{ op } B;$

- Branch:

$\text{if } (A==B) \text{ PC} = ALUOut;$

29

### Step 4 (R-type or memory-access)

- Loads and stores access memory

$MDR = \text{Memory}[ALUOut];$   
or  
 $\text{Memory}[ALUOut] = B;$

- R-type instructions finish

$\text{Reg}[IR[15-11]] = ALUOut;$

*The write actually takes place at the end of the cycle on the edge*

30

### Write-back step

- $\text{Reg}[IR[20-16]] = MDR;$

*What about all the other instructions?*

31

### Summary:

Step name	Action for R-type instructions	Action for memory-reference instructions	Action for branches	Action for jumps
Instruction fetch		$IR = \text{Memory}[PC]$		$PC = PC + 4$
Instruction decode/register fetch		$A = \text{Reg}[IR[25-21]]$ $B = \text{Reg}[IR[20-16]]$		
Execution, address computation, branch/jump completion	$ALUOut = A \text{ op } B$	$ALUOut = A + \text{sign-extend}(IR[15-0])$	$\text{if } (A==B) \text{ then } PC = ALUOut$	$PC = PC[31-28] \parallel (IR[25-0] << 2)$
Memory access or R-type completion	$\text{Reg}[IR[15-11]] = ALUOut$	Load: $MDR = \text{Memory}[ALUOut]$ or Store: $\text{Memory}[ALUOut] = B$		
Memory read completion		Load: $\text{Reg}[IR[20-16]] = MDR$		

32



## Simple Questions

- How many cycles will it take to execute this code?

```

lw $t2, 0($t3)
lw $t3, 4($t3)
beq $t2, $t3, Label    #assume not
add $t5, $t2, $t3
sw $t5, 8($t3)
Label:
...
    
```

- What is going on during the 8th cycle of execution?
- In what cycle does the actual addition of \$t2 and \$t3 takes place?




33

## Implementing the Control

- Value of control signals is dependent upon:
  - what instruction is being executed
  - which step is being performed
- Use the information we've accumulated to specify a finite state machine
  - specify the finite state machine graphically, or
  - use microprogramming
- Implementation can be derived from specification


34

## Graphical Specification of FSM



## Finite State Machine for Control


- Implementation:



36

## PLA Implementation


- If I picked a horizontal or vertical line could you explain it?



37

## ROM Implementation

- ROM = "Read Only Memory"
  - values of memory locations are fixed ahead of time
- A ROM can be used to implement a truth table
  - if the address is m-bits, we can address  $2^m$  entries in the ROM.
  - our outputs are the bits of data that the address points to.



m is the "height", and n is the "width"

38

## ROM Implementation

- How many inputs are there?
  - 6 bits for opcode, 4 bits for state = 10 address lines (i.e.,  $2^{10} = 1024$  different addresses)
- How many outputs are there?
  - 16 datapath-control outputs, 4 state bits = 20 outputs
- ROM is  $2^{10} \times 20 = 20K$  bits (and a rather unusual size)
- Rather wasteful, since for lots of the entries, the outputs are the same
  - i.e., opcode is often ignored

39


## ROM vs PLA

- Break up the table into two parts
  - 4 state bits tell you the 16 outputs,  $2^4 \times 16$  bits of ROM
  - 10 bits tell you the 4 next state bits,  $2^{10} \times 4$  bits of ROM
  - Total: 4.3K bits of ROM
- PLA is much smaller
  - can share product terms
  - only need entries that produce an active output
  - can take into account don't cares
- Size is  $(\#inputs \times \#product-terms) + (\#outputs \times \#product-terms)$ 
  - For this example =  $(10 \times 17) + (20 \times 17) = 460$  PLA cells
- PLA cells usually about the size of a ROM cell (slightly bigger)

40

## Another Implementation Style


- Complex instructions: the "next state" is often current state + 1



41

## Details


Dispatch ROM 1			Dispatch ROM 2		
Op	Opcode name	Value	Op	Opcode name	Value
00000	R-format	0010	100011	sw	0011
00010	nop	1001	101011	shl	0101
000100	ori	1000			
100011	sw	0010			
101011	shl	0010			



State number	Address-control action	Value of AddrCtl
0	Use incremented state	4
1	Use dispatch ROM 1	1
2	Use dispatch ROM 2	2
3	Use incremented state	3
4	Replace state number by 0	0
5	Replace state number by 0	0
6	Use incremented state	3
7	Replace state number by 0	0
8	Replace state number by 0	0
9	Replace state number by 0	0

42

## Microprogramming



- What are the "microinstructions" ?

43

## Microprogramming

- A specification methodology
  - appropriate if hundreds of opcodes, modes, cycles, etc.
  - signals specified symbolically using microinstructions

Label	ALU control	SRC1	SRC2	Register control	Memory	PCWrite control	Sequencing
Fetch	Add	PC	4		Read PC	ALU	Seq
Mem1	Add	PC	Extshft	Read			Dispatch 1
Mem2	Add	A	Extend		Read ALU		Dispatch 2
LW2				Write MDR			Seq
SW2				Write ALU			Fetch
Rformat1	Func code	A	B				Seq
BEQ1				Write ALU			Fetch
BEQ1	Subt	A	B			ALUOut-cond	Fetch
JUMP1						Jump address	Fetch

- Will two implementations of the same architecture have the same microcode?
- What would a microassembler do?

44

### Microinstruction format

Field name	Value	Signals active	Comment
ALU control	Add	ALUOp = 00	Cause the ALU to add
	Subt	ALUOp = 01	Cause the ALU to subtract; this implements the compare for branches
	Func code	ALUOp = 10	Use the instruction's function code to determine ALU control
SRC1	PC	ALUSrcA = 0	Use the PC as the first ALU input
	A	ALUSrcA = 1	Register A is the first ALU input
	B	ALUSrcA = 00	Register B is the second ALU input
SRC2	A	ALUSrcB = 01	Use A as the second ALU input
	Extend	ALUSrcB = 10	Use output of the sign extension unit as the second ALU input
	Extend	ALUSrcB = 11	Use the output of the shift-by-two unit as the second ALU input
Register control	Read		Read two registers using the rs and rt fields of the IR as the register numbers and output the data into registers A and B
	Write ALU	RegWrite, RegDat = 1, MemtRReg = 0	Write a register using the rt field of the IR as the register number and the contents of the ALUOut as the data
	Write MDR	RegWrite, RegDat = 0, MemtRReg = 1	Write a register using the rt field of the IR as the register number and the contents of the MDR as the data
Memory	Read PC	MemtRead, MemtRAd = 0	Read memory using the PC as address; write result into IR (and the MDR)
	Read ALU	MemtRead, MemtRAd = 1	Read memory using the ALUOut as address; write result into MDR
	Write ALU	MemtWrite, MemtRAd = 0	Write memory using the ALUOut as address; contents of B as the data
PC write control	ALU	PCSource = 00	Write the output of the ALU into the PC
	ALUOut-cond	PCSource = 01, PCWriteCond = 1	If the Zero output of the ALU is active, write the PC with the contents of the register ALUOut
	Jump address	PCSource = 10, PCWriteCond = 0	Write the PC with the jump address from the instruction
Sequencing	Step	AdvCtrl = 11	Choose the next microinstruction sequentially
	Branch	AdvCtrl = 00	Go to the first microinstruction to begin a new instruction
	Branch 1	AdvCtrl = 01	Branch using the BRV 1
	Branch 2	AdvCtrl = 10	Branch using the BRV 2

### Maximally vs. Minimally Encoded

- No encoding:
  - 1 bit for each datapath operation
  - faster, requires more memory (logic)
  - used for Vax 780 — an astonishing 400K of memory!
- Lots of encoding:
  - send the microinstructions through logic to get control signals
  - uses less memory, slower
- Historical context of CISC:
  - Too much logic to put on a single chip with everything else
  - Use a ROM (or even RAM) to hold the microcode
  - It's easy to add new instructions

### Microcode: Trade-offs

- Distinction between specification and implementation is sometimes blurred
- Specification Advantages:
  - Easy to design and write
  - Design architecture and microcode in parallel
- Implementation (off-chip ROM) Advantages
  - Easy to change since values are in memory
  - Can emulate other architectures
  - Can make use of internal registers
- Implementation Disadvantages, SLOWER now that:
  - Control is implemented on same chip as processor
  - ROM is no longer faster than RAM
  - No need to go back and make changes

### The Big Picture

