



# ASYNCR2016

## PORTO ALEGRE BRAZIL

May 8 to 11 2016

### CALL FOR PAPERS

#### 22<sup>nd</sup> IEEE International Symposium on Asynchronous Circuits and Systems

A large number of VLSI chips and digital systems designs contain multiple, interacting timing domains. The resulting asynchrony is both an opportunity and a challenge for design, validation, and test. The International Symposium on Asynchronous Circuits and Systems (ASYNC) is the premier forum for researchers to present their latest findings in the area of asynchronous

#### REGULAR PAPERS

Authors are invited to submit papers on any aspect of asynchronous design topics ranging from design, synthesis, and test, to asynchronous applications in system-level integration and emerging computing technologies. Topics of interest include:

- Mixed-timed circuits, GALS systems, Network-on-Chip, and multi-chip interconnects
- Elastic and latency-tolerant synchronous design
- Asynchronous pipelines, architectures, CPUs, and memories
- Asynchronous ultra-low power systems, energy harvesting, and mixed-signal/analogue
- Asynchronous logic in power-constrained applications
- Asynchronous techniques for 3D integration
- Asynchrony in emerging technologies, including bio, neural, nano, and quantum computing
- CAD tools for asynchronous design, synthesis, analysis, and optimization
- Formal methods for verification and performance/power analysis
- Test, security, and fault tolerance
- Asynchronous variability-tolerant design and design for manufacturing
- Circuit designs, case studies, comparisons, and applications

Submissions must report original scientific work, in 6-8 pages IEEE double-column conference format, with author information concealed. Accepted papers will be published in the IEEE digital library IEEEXplore and symposium proceedings.

#### INDUSTRIAL PAPERS

ASYNC 2016 will include a special industrial workshop with papers and tutorials from industry and research on the state-of-the-art application of asynchronous designs to both existing and emerging technologies. The topics are targeted at industry and include:

- Synchronizers and clock domain crossing techniques
- Techniques for combining asynchronous and clocked designs
- CAD tools to integrate asynchronous circuits with clocked designs
- Circuit designs, case studies, comparisons, and applications

We solicit 1-to-2-page submissions for the workshop, IEEE double-column conference format. These papers will go through a separate light-weight review process. Accepted papers will be published in the IEEE digital library IEEEXplore and symposium proceedings.

#### “Fresh Ideas” Workshop

ASYNC 2016 will include a special workshop to present “fresh ideas” in asynchronous design, not yet ready for publication. We solicit 1-to-2-page submissions for the workshop, which will go through a separate light-weight review process. Accepted submissions will be assembled and handed out at the workshop. We also solicit tools and demos for presentation at the conference.

#### Important Dates

Abstract Registration deadline:  
1 Dez 2015

Full paper submission deadline:  
9 Dec 2015

Notification of acceptance:  
13 Feb 2016

Workshop submission deadline:  
27 Feb 2016

Publication-ready final version :  
6 Mar 2016

General Chair  
Ney Calazans, PUCRS, Brazil  
ney.calazans@pucrs.br

Program Chairs  
Peter Beerel  
Julian Pontes

Invited Talks and Keynotes Chair  
Sérgio Bampi, UFRGS, Brazil

Local Arrangements Chair:  
Fernando Moraes

Finance Chair:  
Don Draper

Publication Chair:  
Edith Beigné, CEA-LETI, France  
Erik Brunvand, Un. of Utah, USA  
Alexandre M. Amory, PUCRS, Brazil

Industrial Liaison Chair  
Prasad P. Joshi, Intel, USA

Publicity Chair  
Ricardo Reis, UFRGS, Brazil