

8085A/8085A-2 SINGLE CHIP 8-BIT N-CHANNEL MICROPROCESSORS

- Single +5V Power Supply
- 100% Software Compatible with 8080A
- 1.3 μs Instruction Cycle (8085A);
 0.8 μs (8085A-2)
- On-Chip Clock Generator (with External Crystal, LC or RC Network)
- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One is Non-Maskable) Plus an 8080A-Compatible Interrupt
- Serial In/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Direct Addressing Capability to 64k Bytes of Memory

The Intel® 8085A is a complete 8 bit parallel Central Processing Unit (CPU). Its instruction set is 100% software compatible with the 8080A microprocessor, and it is designed to improve the present 8080A's performance by higher system speed. Its high level of system integration allows a minimum system of three IC's [8085A (CPU), 8156 (RAM/IO) and 8355/8755A (ROM/PROM/IO)] while maintaining total system expandability. The 8085A-2 is a faster version of the 8085A.

The 8085A incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A, thereby offering a high level of system integration.

The 8085A uses a multiplexed data bus. The address is split between the 8 bit address bus and the 8 bit data bus. The on-chip address latches of 8155/8156/8355/8755A memory products allow a direct interface with the 8085A.




Figure 1. 8085A CPU Functional Block Diagram

Configuration



Table 1. Pin Description

		lable 1. I
Symbol	Туре	Name and Function
A8-A15	0	Address Bus: The most significant 8 bits of the memory address or the 8 bits of the I/O address, 3-stated during Hold and Halt modes and during RESET.
AD ₀ 7	I/O	Multiplexed Address/Data Bus: Lower 8 bits of the memory address (or I/O address) appear on the bus during the first clock cycle (Tstate) of a machine cycle. It then becomes the data bus during the second and third clock cycles.
ALE	0	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.
S ₀ , S ₁ , and IO/M	0	Machine Cycle Status: 10/M S ₁ S ₀ Status 0 0 1 Memory write 0 1 0 Memory read 1 0 1 I/O write 1 1 0 I/O read 0 1 1 Opcode fetch 1 1 1 Opcode fetch 1 1 1 Interrupt Acknowledge * 0 0 Halt * X X Hold * X X Reset * = 3-state (high impedance) X = unspecified S ₁ can be used as an advanced R/W status. IO/M, S ₀ and S ₁ become valid at the beginning of a machine cycle and remain stable throughout the cycle. The falling edge of ALE may be used to latch the state of these lines.
RD	0	Read Control: A low level on RD indicates the selected memory or I/O device is to be read and that the Data Bus is available for the data transfer, 3-stated during Hold and Halt modes and during RESET.
WR	0	Write Control: A low level on WR indicates the data on the Data Bus is to be written into the selected memory or I/O location. Data is set up at the trailing edge of WR. 3-stated during Hold and Halt modes and during RESET.

Symbol	Туре	Name and Function
READY	l	Ready: If READY is high during a read or write cycle, it indicates that the memory or peripheral is ready to send or receive data. If READY is low, the cpu will wait an integral number of clock cycles for READY to go high before completing the read or write cycle. READY must conform to specified setup and hold times.
HOLD	1	Hold: Indicates that another master is requesting the use of the address and data buses. The cpu, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data RD, WR, and IO/M lines are 3-stated.
HLDA	0	Hold Acknowledge: Indicates that the cpu has received the HOLD request and that it will relinquish the bus in the next clock cycle. HLDA goes low after the Hold request is removed. The cpu takes the bus one half clock cycle after HLDA goes low.
INTR	1	Interrupt Request: Is used as a general purpose interrupt. It is sampled only during the next to the last clock cycle of an instruction and during Hold and Halt states. If it is active, the Program Counter (PC) will be inhibited from incrementing and an INTA will be issued. During this cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Reset and immediately after an interrupt is accepted.
INTA	0	Interrupt Acknowledge: Is used instead of (and has the same timing as) RD during the Instruction cycle after an INTR is accepted. It can be used to activate an 8259A Interrupt chip or some other interrupt port.
RST 5.5 RST 6.5 RST 7.5	_	Restart Interrupts: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted. The priority of these interrupts is ordered as shown in Table 2. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SIM instruction.



Table 1. Pin Description (Continued)

Symbol	Туре	Name and Function
TRAP	ı	Trap: Trap interrupt is a non-maskable RESTART interrupt. It is recognized at the same time as INTR or RST 5.5-7.5. It is unaffected by any mask or Interrupt Enable. It has the highest priority of any interrupt. (See Table 2.)
RESET IN		Reset In: Sets the Program Counter to zero and resets the Interrupt Enable and HLDA flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay. The cpu is held in the reset condition as long as RESET IN is applied.

Symbol	Туре	Name and Function
RESET OUT	O	Reset Out: Reset Out indicates cpu is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
X ₁ , X ₂	1	X ₁ and X ₂ : Are connected to a crystal, LC, or RC network to drive the internal clock generator. X ₁ can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
CLK	0	Clock: Clock output for use as a system clock. The period of CLK is twice the X ₁ , X ₂ input period.
SID	1 .	Serial input Data Line: The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
SOD	0	Serial Output Data Line: The output SOD is set or reset as specified by the SIM instruction.
Vcc		Power: +5 volt supply.
V _{SS}		Ground: Reference.

Table 2. Interrupt Priority, Restart Address, and Sensitivity

Name	Priority	Address Branched To (1) When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising edge AND high level until sampled.
RST 7.5	2	зсн	Rising edge (latched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	See Note (2).	High level until sampled.

- The processor pushes the PC on the stack before branching to the indicated address.
 The address branched to depends on the instruction provided to the cpu when the interrupt is acknowledged.



FUNCTIONAL DESCRIPTION

The 8085A is a complete 8-bit parallel central processor. It is designed with N-channel depletion loads and requires a single +5 volt supply. Its basic clock speed is 3 MHz (8085A) or 5 MHz (8085A-2), thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The cpu (8085A), a RAM/IO (8156), and a ROM or EPROM/IO chip (8355) or 8755A).

The 8085A has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The 8085A register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 bits
PC	Program Counter	16-bit address
BC,DE,HL	General-Purpose Registers; data pointer (HL)	8 bits x 6 or 16 bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The 8085A uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The 8085A provides $\overline{\text{RD}}$, $\overline{\text{WR}}$, S_0 , S_1 , and $\overline{\text{IO/M}}$ signals for bus control. An Interrupt Acknowledge signal ($\overline{\text{INTA}}$) is also provided. HOLD and all Interrupts are synchronized with the processor's internal clock. The 8085A also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the 8085A has three maskable, vector interrupt pins and one nonmaskable TRAP interrupt.

INTERRUPT AND SERIAL I/O

The 8085A has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The non-maskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 2.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are *high level-sensitive* like INTR (and INT on the 8080) and are recognized with the same timing as INTR. RST 7.5 is *rising edge-sensitive*.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request. (See Section 5.2.7.) The RST 7.5 request flip-flop remains

set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the 8085A. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and RESET IN. (See SIM, Chapter 5.

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP — highest priority, RST 7.5, RST 6.5, RST 5.5, INTR — lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 3 illustrates the TRAP interrupt request circuitry within the 8085A. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an El instruction is executed.




Figure 3. TRAP and RESET IN Circuit

The TRAP interrupt is special in that it disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR, or RST 5.5–7.5 will provide current Interrupt Enable status, revealing that Interrupts are disabled. See the description of the RIM instruction in Chapter 5.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.



DRIVING THE X1 AND X2 INPUTS

You may drive the clock inputs of the 8085A or 8085A-2 with a crystal, an LC tuned circuit, an RC network, or an external clock source. The driving frequency must be at least 1 MHz, and must be twice the desired internal clock frequency; hence, the 8085A is operated with a 6 MHz crystal (for 3 MHz clock), and the 8085A-2 can be operated with a 10 MHz crystal (for 5 MHz clock). If a crystal is used, it must have the following characteristics:

Parallel resonance at twice the clock frequency desired C_L (load capacitance) ≤ 30 pf

 C_s (shunt capacitance) ≤ 30 pf

Rs (equivalent shunt resistance) ≤ 75 Ohms

Drive level: 10 mW

Frequency tolerance: ±.005% (suggested)

Note the use of the 20pF capacitor between X_2 and ground. This capacitor is required with crystal frequencies below 4 MHz to assure oscillator startup at the correct frequency. A parallel-resonant LC circuit may be used as the frequency-determining network for the 8085A, providing that its frequency tolerance of approximately $\pm 10\%$ is acceptable. The components are chosen from the formula:

$$f = \frac{1}{2\pi\sqrt{L(C_{ext} + C_{int})}}$$

To minimize variations in frequency, it is recommended that you choose a value for C_{ext} that is at least twice that of C_{int}, or 30 pF. The use of an LC circuit is not recommended for frequencies higher than approximately 5 MHz.

An RC circuit may be used as the frequency-determining network for the 8085A if maintaining a precise clock frequency is of no importance. Variations in the on-chip timing generation can cause a wide variation in frequency when using the RC mode. Its advantage is its low component cost. The driving frequency generated by the circuit shown is approximately 3 MHz. It is not recommended that frequencies greatly higher or lower than this be attempted.

Figure 4 shows the recommended clock driver circuits. Note in D and E that pullup resistors are required to assure that the high level voltage of the input is at least 4 V.

For driving frequencies up to and including 6 MHz you may supply the driving signal to X_1 and leave X_2 open-circuited (Figue 4D). If the driving frequency is from 6 MHz to 10 MHz, stability of the clock generator will be improved by driving both X_1 and X_2 with a push-pull source (Figure 4E). To prevent self-oscillation of the 8085A, be sure that X_2 is not coupled back to X_1 through the driving circuit.




Figure 4. Clock Driver Circuits



GENERATING AN 8085A WAIT STATE

If your system requirements are such that slow memor or peripheral devices are being used, the circuit shown Figure 5 may be used to insert one WAIT state in ea 8085A machine cycle

The D flip-flops should be chosen so that

- · CLK is rising edge-triggered
- · CLEAR is low-level active.




Figure 5. Generation of a Wait State for 8085A CPU

As in the 8080, the READY line is used to extend the read and write pulse lengths so that the 8085A can be used with slow memory. HOLD causes the cpu to relinquish the bus when it is through with it by floating the Address and Data Buses.

SYSTEM INTERFACE

The 8085A family includes memory components, which are directly compatible to the 8085A cpu. For example, a system consisting of the three chips, 8085A, 8156, and 8355 will have the following features:

- 2K Bytes ROM
- 256 Bytes RAM
- 1 Timer/Counter
- 4 8-bit I/O Ports
- 1 6-bit I/O Port
- 4 Interrupt Levels
- Serial In/Serial Out Ports

This minimum system, using the standard I/O technique is as shown in Figure 6.

In addition to standard I/O, the memory mapped I/O offers an efficient I/O addressing technique. With this technique, an area of memory address space is assigned for I/O address, thereby, using the memory address for I/O manipulation. Figure 7 shows the system configuration of Memory Mapped I/O using 8085A.

The 8085A cpu can also interface with the standard memory that does *not* have the multiplexed address/data bus. It will require a simple 8212 (8-bit latch) as shown in Figure 8.




Figure 6. 8085A Minimum System (Standard I/O Technique)




Figure 7. MCS-85™ Minimum System (Memory Mapped I/O)




Figure 8. MCS-85™ System (Using Standard Memories)



BASIC SYSTEM TIMING

The 8085A has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure 9 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines (IO/\overline{M} , S_1 , S_0) and the three control signals (\overline{RD} , \overline{WR} , and \overline{INTA}). (See Table 3.) The status lines can be used as advanced controls (for device selection, for example), since they become active at the T_1 state, at the outset of each machine cycle. Control lines \overline{RD} and \overline{WR} become active later, at the time when the transfer of data is to take place, so are used as command lines

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of READY or HOLD inputs). Any Tstate must be one of ten possible states, shown in Table 4.

Table 3. 8085A Machine Cycle Chart

MACHINE CYCLE		STAT	US		CON	TRO	L	
WACHINE CTCLE			10/M	S1	SO	RD	WR	INTA
OPCODE FETCH	(OF)		0	1	1	0	1	1
MEMORY READ	(MR)		0	1	0	0	1	.1
MEMORY WRITE	(MW)		0	0	1	1	0	1
I/O READ	(IOR)		1	1	0	0	1	1
I/O WRITE	(IOW)		1 -	0	1	1	0	1
ACKNOWLEDGE				i		1		
OF INTR	(INA)		1	1	1	1	1	0
BUS IDLE	(BI):	DAD	0	1	0	1	1	1
		ACK, OF		l				
		RST,TRAP	1	1	1	1	1	1
		HALT	TS	0	0	TS	TS	1

Table 4, 8085A Machine State Chart

		Status & Buses				Control			
Machine State	\$1,\$0	10/М	A8-A15	AD ₀ -AD ₇	RD,WR	INTA	ALE		
T ₁	х	х	Х	, X .	. 1	1	1,*		
T ₂	х	x	×	x	х	х	0		
TWAIT	x	Х	×	×	x	×	0		
T ₃	×	x	×	×	х	×	0		
T ₄	1	0+	×	TS	1	1	.0		
T ₅	1	0 1	x	TS	1	1	0		
T ₆	1	0 1	X	TS	1	1	0		
TRESET	x	TS	TS	TS	TS	1	0		
THALT	0	TS	TS	TS	TS	1	0		
THOLD	х	TS	TS	TS	TS	1	0		

^{0 =} Logic "0"

^{*} ALE not generated during 2nd and 3rd machine cycles of DAD instruction. $t \cdot IO/M = 1 \cdot during \cdot T_4 - T_6 \cdot of \cdot INA machine cycle.$




Figure 9. 8085A Basic System Timing

6-17 AFN-01242E

TS = High Impedance

^{1 =} Logic "1" X = Unspecified



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias 0°C to 70°C
Storage Temperature65°C to +150°C
Voltage on Any Pin
With Respect to Ground0.5V to +7V
Power Dissipation 1.5 Watt

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = 0V $\pm 5\%$, V_{SS} = 0V; unless otherwise specified)

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V _{IL}	Input Low Voltage	-0.5	+0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} +0.5	V	
VoL	Output Low Voltage		0.45	V	I _{OL} = 2mA
V _{OH}	Output High Voltage	2.4		٧ .	I _{OH} = -400μA
1 _{cc}	Power Supply Current		170	mA	
I _{IL}	Input Leakage		±10	μΑ	0≤ V _{IN} ≤V _{CC}
lo	Output Leakage		±10	μΑ	0.45V ≤ V _{out} ≤ V _{CC}
V _{ILR}	Input Low Level, RESET	-0.5	+0.8	V	
VIHR	Input High Level, RESET	2.4	V _{CC} +0.5	V	
V _{HY}	Hysteresis, RESET	0.25		V	



A.C. CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = 0V $\pm 5\%$, V_{SS} = 0V)

Symbol	Parameter	808	5A ^[2]	8085	A-2 ^[2]	Units
		Min.	Max.	Min.	Max.	
tcyc	CLK Cycle Period	320	2000	200	2000	ns
t ₁	CLK Low Time (Standard CLK Loading)	80		40		ns
t ₂	CLK High Time (Standard CLK Loading)	120		70		ns
t _r ,t _f	CLK Rise and Fall Time		30		30	ns
txkr	X ₁ Rising to CLK Rising	30	120	30	100	ns
txkF	X₁ Rising to CLK Falling	30	150	30	110	ns
tAC	A ₈₋₁₅ Valid to Leading Edge of Control ^[1]	270		115		пѕ
tACL	A ₀₋₇ Valid to Leading Edge of Control	240		115		ns
t _{AD}	A ₀₋₁₅ Valid to Valid Data In		575		350	ns
t _{AFR}	Address Float After Leading Edge of READ (INTA)		0		0	ns
t _{AL}	A ₈₋₁₅ Valid Before Trailing Edge of ALE ^[1]	115		50		ns
TALL	A ₀₋₇ Valid Before Trailing Edge of ALE	90		50		ns
tARY	READY Valid from Address Valid		220		100	ns
tca	Address (A ₈₋₁₅) Valid After Control	120		60		ns
tcc	Width of Control Low (RD, WR, INTA) Edge of ALE	400		230		ns
t _{CL}	Trailing Edge of Control to Leading Edge of ALE	50		25		ns
t _{DW}	Data Valid to Trailing Edge of WRITE	420		230		ns
THABE	HLDA to Bus Enable		210		150	ns
tHABE	Bus Float After HLDA		210		150	ns
THACK	HLDA Valid to Trailing Edge of CLK	110		40		กร
tHDH	HOLD Hold Time	0		0		ns
tHDS	HOLD Setup Time to Trailing Edge of CLK	170		120		ns
tinh	INTR Hold Time	0		0		ns
tins	INTR, RST, and TRAP Setup Time to					
	Falling Edge of CLK	160		150		ns
tLA	Address Hold Time After ALE	100		50		ns
t _{LC}	Trailing Edge of ALE to Leading Edge					
	of Control	130		60		ns
t _{LCK}	ALE Low During CLK High	100		50		ns
t _{LDR}	ALE to Valid Data During Read		460		270	ns
t _{LDW}	ALE to Valid Data During Write		200		120	ns
tLL	ALE Width	140		80		ns
tLRY	ALE to READY Stable		110		30	ns




A.C. CHARACTERISTICS (Continued)

Symbol	Parameter	808	5A ^[2]	8085	Units	
		Min.	Max.	Min.	Max.	}
^t RAE	Trailing Edge of READ to Re-Enabling of Address	150		90		ns
tRD	READ (or INTA) to Valid Data		300		150	ns
^t RV	Control Trailing Edge to Leading Edge of Next Control	400		220		ns
tRDH	Data Hold Time After READ INTA[7]	0		0	_	ns
^t RYH	READY Hold Time	0		0		ns
^t RYS	READY Setup Time to Leading Edge of CLK	110		100		ns
twp	Data Valid After Trailing Edge of WRITE	100		60		ns
twpL	LEADING Edge of WRITE to Data Valid		40		20	ns

NOTES:

- A₈·A₁₅ address Specs apply to IO/M̄, S₀, and S₁ except A₈·A₁₅ are undefined during T₄·T₆ of OF cycle whereas IO/M̄, S₀, andS₁ are stable.
- 2. Test conditions: $t_{CYC} = 320 \text{ ns}$ (8085A)/200 ns (8085A-2); $C_L = 150 \text{ pF}$.
- 3. For all output timing where C_L = 150 pF use the following correction factors: 25 pF \leq C_L \leq 150 pF: -0.10 ns/pF 150 pF < C_L \leq 300 pF: +0.30 ns/pF
- 4. Output timings are measured with purely capacitive load.
- 5. All timings are measured at output votage $V_L = 0.8V$, $V_H = 2.0V$, and 1.5V with 20 ns rise and fall time on inputs.
- 6. To calculate timing specifications at other values of t_{CYC} use Table 7.
- 7. Data hold time is guaranteed under all loading conditions.

A.C. TESTING INPUT, OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT






Table 5. Bus Timing Specification as a $T_{\mbox{\scriptsize CYC}}$ Dependent

		8085A	
t _{AL}		(1/2) T - 45	MIN
t _{LA}		(1/2) T - 60	MIN
t _{LL}	_	(1/2) T - 20	MIN
t _{LCK}		(1/2) T - 60	MIN
tLC	_	(1/2) T - 30	MIN
t _{AD}		(5/2 + N) T - 225	MAX
t _{RD}		(3/2 + N) T - 180	MAX
t _{RAE}		(1/2) T - 10	MIN
t _{CA}		(1/2) T - 40	MIN
t _{DW}		(3/2 + N) T - 60	MIN
t _{WD}	_	(1/2) T - 60	MIN
t _{CC}		(3/2 + N) T - 80	MIN
t _{CL}		(1/2) T – 110	MIN
tARY	_	(3/2) T - 260	MAX
t _{HACK}	_	(1/2) T - 50	MIN
t _{HABF}		(1/2) T + 50	MAX
t _{HABE}	_	(1/2) T + 50	MAX
tAC	_	(2/2) T - 50	MIN
t ₁		(1/2) T - 80	MIN
t ₂		(1/2) T - 40	MIN
tav	_	(3/2) T - 80	MIN
tLDR		(4/2) T - 180	MAX

NOTE: N is equal to the total WAIT states.


T = tCYC.

		8085 A-2	
t _{AL}	_	(1/2) T - 50	MIN
t _{LA}	=	(1/2) T - 50	MIN
tLL	_	(1/2) T - 20	MIN
t _{LCK}		(1/2) T - 50	MIN
tLC		(1/2) T - 40	MIN
t _{AD}	_	(5/2 + N) T - 150	MAX
t _{RD}	_	(3/2 + N) T - 150	MAX
t _{RAE}		(1/2) T - 10	MIN
t _{CA}	_	(1/2) T - 40	MIN
t _{DW}	_	(3/2 + N) T - 70	MIN
t _{WD}	_	(1/2) T - 40	MIN
^t cc		(3/2 + N) T - 70	MIN
^t CL_	_	(1/2) T - 75	MIN
tARY	_	(3/2) T - 200	MAX
t _{HACK}		(1/2) T - 60	MIN
t _{HABF}	_	(1/2) T + 50	MAX
t _{HABE}	_	(1/2) T + 50	MAX
t _{AC}		(2/2) T - 85	MIN
t ₁		(1/2) T - 60	MIN
t ₂		(1/2) T - 30	MIN
t _{BV}	_	(3/2) T - 80	MIN
t _{LDR}		(4/2) T ~ 130	MAX

NOTE: N is equal to the total WAIT states.


T = tCYC.


WAVEFORMS






WAVEFORMS (Continued)



















Table 6. Instruction Set Summary

****			net	nici	lon	Cod	de.		Operations
Mnemonic	D ₇					D ₂		D _O	
MOVE, LOAD									
MOVr1 r2	0	1	D	D	D	s	s	s	Move register to register
MOV M.r	0	i	1	1	ō	S	s	S	Move register to memory
MOV M.r MOV r.M	0	i	b	b	Ď	1	1	0	Move memory to register
MVI r	0	ò	Ď	Ď	Ď	i	i	ŏ	Move immediate register
MVIM	0	Ö	1	1	0	1	1	ŏ	Move immediate register
	ő	0	ò	ò	0	ò	ò	1	Load immediate register
LXIB									Pair B & C
באו ד	0	0	0	1	0	0	0	1	Load immediate register Pair D & E
LXI H	0	0	1	0	0	0	0	1	Load immediate register Pair H & L
STAX B	0	0	0	0	0	0	1	0	Store A indirect
STAX D	ŏ	ŏ	ō	1	ō	ŏ	1	ō	Store A indirect
LDAX B	ŏ	ŏ	ŏ	ò	1	ō	i	ŏ	Load A indirect
		Ö	-			ŏ	i	ŏ	Load A indirect
LDAX D	0		0	1	1				
STA	0	0	1	1	0	0	1	0	Store A direct
LDA	0	0	1	1	1	0	1	0	Load A direct
SHLD	0	0	1	0	0	0	1	0	Store H & L direct
LHLD	0	0	1	0	1	0	1	0	Load H & L direct
XCHG	1	1	1	0	1	0	1	1	Exchange D & E, H & L
	L								Registers
STACK OPS									
PUSH B	1	1	0	0	0	1	0	1	Push register Pair B &
	l								C on stack
PUSH D	1	1	0	1	0	1	0	1	Push register Pair D &
			-		-		-		E on stack
PUSH H	1	1	1	0	0	1	0	1	Push register Pair H &
r ugri n	Ι'	'	'	٠	J	'	•	'	L on stack
BUOL BOW	١.				۸	4	0	1	Push A and Flags
PUSH PSW	1	1	1	1	0	1	U	1	
	Ι.		_		_			_	on stack
POP B	1	1	0	0	0	0	0	1	Pop register Pair B &
'	ſ					-	_		C off stack
POP D	1	1	0	1	0	0	0	1	Pop register Pair D &
	l								E off stack
POP H	1	1	1	0	0	0	0	1	Pop register Pair H &
	l								L off stack
POP PSW	1	1	1	1	0	0	0	1	Pop A and Flags
	ľ	•	•	•	-	-	-		off stack
XTHL	1 1	1	. 1	0	٥	0	1	1	Exchange top of
73.11 Ib	1 '	'	•	•	-	•	•	•	stack, H & L
SPHL	۱,	1	1	1	1	0	0	1	H & L to stack pointer
		0	1	1	ò	0	ŏ	i	Load immediate stack
LXI SP	0	U	'	,	U	U	v	,	pointer
41V 65	۱ ـ	_		_	_	_			
INX SP	0	0	1	1	0	0	1	1	increment stack pointer
DCX SP	0	0	1	1	1	0	1	1	Decrement stack
II IDAE	⊢-		_						pointer
JUMP	١.	_							tuma unconditional
JMP	1	1	0	0	0	0	1	1	Jump unconditional
JC	1	1	0	1	1	0	1	0	Jump on carry
JNC	1	1	0	1	0	0	1	0	Jump on no carry
JZ	1	1	0	0	1	0	1	0	Jump on zero
JNZ	1	1	0	0	0	0	1	0	Jump on no zero
JP	1	1	1	1	0	0	1	0	Jump on positive
JM ·	Ιi	1	1	1	1	ō	1	Ō	Jump on minus
JPE	Ιi	1	1	Ö	1	ō	1	ō	Jump on parity even
JPO	;	1	1	ŏ	ó	ő	i	ŏ	Jump on parity odd
PCHL	¦	1	1	0	1	Ö	ò	1	H & L to program
FUNL	Ι'	1	1	J	'	J	J	•	counter
CALL		_							Codina
CALL	1 .			^					Call unconditional
CALL	1	1	0	0	1	1	0	1	Call unconditional
CC	1	1	0	1	1	1	0	0	
CNC	1	1	0	1	0	1	0	0	Call on no carry
									1

	Instruction Code								Operations
Mnemonic	D ₇	D ₆						D ₀	Description
CZ	1	1	0	0	1	1	0	0	Call on zero
CNZ	1	1	0	0	0	1	0	0	Call on no zero
CP CM	1	1	1	1	0	1	0	0	Call on positive Call on minus
CPE	1	1	i	ó	1	1	ŏ	ŏ	Call on parity even
CPO	i	1	<u>i</u>	0	ò	1	ŏ	ŏ	Call on parity odd
RETURN	Ι.		<u> </u>	_	•				
RET	1	1	0	0	1	0	0	1	Return
RC	1	1	0	1	1	0	0	0	Return on carry
RNC	1	1	0	1	0	0	0	0	Return on no carry
RZ	1	1	0	0	1	0	0	0	Return on zero
RNZ	1	1	0	0	0	0	0	0	Return on no zero
RP RM	1	1	1	1	1	0	0	0	Return on positive Return on minus
RPE	l i	i	i	ò	i	ŏ	ŏ	ŏ	Return on parity even
RPO	li.	i	1	ŏ	ò	ŏ	ō	ŏ	Return on parity odd
RESTART	Ė	-			<u> </u>	<u> </u>		_	
RST	1	1	Α	Α	Α	1	1	1_	Restart
INPUT/OUTP	-		_				_		
IN	11	1	0	1	1	0	1	1	Input
OUT INCREMENT	1 XM	1	0	1 EU	0 EN	0	1	1_	Output
INCREMENT	ANI	וטיט	D D	D	D	1	0	0	Increment register
DCR r	ŏ	ŏ	Ď	Ď	Ď	1	ō	1	Decrement register
INR M	o	ō	1	1	0	1	Ō	Ó	Increment memory
DCR M	ō	0	1	1	Ó	1	0	1	Decrement memory
INX B	0	0	0	Ó	0	0	1	1	Increment B & C
						_			registers
INX D	0	0	0	1	0	0	1	1	Increment D & E
45.00	0	0	1	0	0	0	1	1	registers
INX H	٥	U	1	U	U	U	'	•	registers
DCX B	lo	0	0	0	1	0	1	1	Decrement B & C
DCX D	ŏ	ŏ	ŏ	1	i	ŏ	i	1	Decrement D & E
DCX H	ŏ	ŏ	1	ò	i	ō	1	1	Decrement H & L
ADD	1								'
ADD r	1	0	0	0	0	S	S	s	Add register to A
ADC r	1	0	0	0	1	s	s	s	Add register to A
	l.	_	_	_	_				with carry
ADD M	1	0	Č	0	0	1	1	0	Add memory to A
ADC M	1	0	0	0	'	•	'	U	Add memory to A with carry
ADI	1	1	0	0	0	1	1	0	Add Immediate to A
ACI	li	i	ŏ	ŏ	1	i	i	ŏ	Add immediate to A
	ļ								with carry
DAD B	0	0	0	0	1	0	0	1	Add B & C to H & L
DAD D	0	0	0	1	1	0	0	1	Add D & E to H & L
DAD H	0	0	1	0	1	0	0	1	Add H & L to H & L
DAD SP	0	0	1	1	1	0	0	1	Add stack pointer to H & L
SUBTRACT	+							-	naL
SUB r	1	0	0	1	0	s	s	s	Subtract register
									from A
SBB r	1	0	0	1	1	s	s	s	Subtract register from
	L	_	_					_	A with borrow
SUBM	1	0	0	1	0	1	1	0	Subtract memory from A
SBB M	1	0	0	1	1	1	1	0	Subtract memory from
J JJJ WI	1'	9	,	•	'		•	٠	A with borrow
SUI	1	1	0	1	0	1	1	0	Subtract immediate
	1								from A
SBI	1	1	0	1	1	1	1	0	Subtract immediate
	1		-						from A with borrow
1									



Table 6-1. Instruction Set Summary (Cont'd)

Mnemonic	D7		ins D ₅						Operations Description
LOGICAL	_							_	
ANA r	1	0	1	0	0	S	S	S	And register with A
XRA r	1	0					S	S	Exclusive OR register with A
ORA r	1	0	1	1 1 0	0	S S 1	S	S	OR register with A
CMP r	1	0 0 0	1 1	1	0	S	S S	S	Compare register with A
ANA M	1	0	1	0	0	1	1	0	And memory with A
XRA M	1	0	1	0	1	1	1	0	Exclusive OR memory with A
ORA M	1	0	1	1	0	1	1	0	OR memory with A
CMP M	1	0	1	1	1	1	1	0	Compare memory with A
ANI	1	1	1	0	0	1	1	0	And immediate with A
XRI	1	1	1	0	1	1	1	0	Exclusive OR immediate with A
ORI	1	1	1	1	0	1	1	0	OR immediate with A
CPI	1	1	1	1	0	1	1	0	Compare immediate with A
ROTATE									
RLC	0	0	0	0	0	1	1	1	Rotate A left
RRC	0	0	0	0	1	1	1	1	Rotate A right
RAL	0	0	0	1	0 1 0	1	1	1	Rotate A left through carry
RAR	0	0	0	1	1	1	1	1	Rotate A right through carry

Mnemonic	D ₇		insti D ₅					Do	Operations Description
SPECIALS	H	Ť		·	Ť			Ť	
CMA	0	0	1	0	1	1	1	1	Complement
	١.	_			_		_		A .
STC	0	0	1	1	0	1	1	1	Set carry
CMC	0	0	1	1	1	1	1	1	Complement
	ĺ								carry
DAA	9	0	1.	0	0	1_	1	1	Decimal adjust A
CONTROL									
El	1	1	1	1	1	0	1	1	Enable Interrupts
DI	1	1	1	1	0	0	1	1	Disable Interrupt
NOP	0	0	0	0	0	0	0	0	No-operation
HLT	0	1	1	1	Ō.	-1_	1	0	Halt
NEW 8085A	INST	rru	CTI	ON	8				
RIM	0	0	1	0	0	0	0	0	Read Interrupt Mask
SIM .	0	0	1	1	0	0	0	0	Set Interrupt Mask
									•

NOTES:

DDS or SSS: B 000, C 001, D 010, E011, H 100, L 101, Memory 110, A 111.
 Two possible cycle times (6/12) indicate instruction cycles dependent on condition flags.

^{*}All mnemonics copyrighted @Intel Corporation 1976.